This paper presents the temperature sensitivity of the gate length-based fin field effect transistor (FinFET) and the possibility of using such a transistor as a nano-temperature sensor. The multi-gate field effect transistor (MuGFET) simulation tool is used to investigate the temperature characteristics of FinFET. Current-voltage characteristics with different temperatures and gate lengths (Lg = 25, 45, 65, 85 and 105 nm) are initially simulated, then the metal oxide semiconductor diode mode connection to measure FinFET temperature sensitivity is considered. The best temperature sensitivity of the FinFET is observed on the basis of the largest ∆I at the working voltage VDD range of 0-5 V. Furthermore, temperature sensitivity of the FinFET increased linearly with channel length at the range of 25-105 nm.
Introduction
Many new field effect transistor (FET) structures have been extensively explored given that the metal oxide semiconductor FET (MOSFET) technology has continued to approach its downscaling limits. One of the relatively newer FETs is the FinFET (Fig. 1 ) [1] , a transistor-structured FET that is a popular research topic in the academic field and semiconductor industry [2] [3] [4] [5] . [1] The best example of sensors for subsumed electronic applications (i.e. used within an equipment) is the semiconductor temperature sensor [6] . Transistor-based temperature sensors are designed on the basis of the temperature characteristics of current-voltage curves of nanowire transistors [7] [8] [9] [10] . A bipolar transistor can be used as a temperature sensor by connecting its base and collector and operating them in diode mode. Similarly, a transistor with MOSFET structure can be used as a temperature sensor by connecting the gate with either the source or drain (Fig. 2) . Electronic devices, such as diodes, transistors, capacitors and resistors, with nano-dimensions have recently become popular in the electronics industry due to their extremely small electronic circuits.
The performance of new devices, which may correspond to a wide array of new applications, will likely depend on the nano-dimensional characteristics of such devices. The chip generation of these relatively new and powerful electronic devices with ultra-small transistors may be even regarded more trustable when new findings from future research are consolidated. However, the new nano-dimensional FET designs and structures are still considered novel technologies and thus necessitate further study and improvement, and they require further innovations despite the limitations in the field of MOSFET science. Electronic device simulation has become increasingly important in understanding the physics behind the structures of new devices. Thus, simulation tools are adopted in this research for the analysis and evaluation of the performance limits of nanowire structures. Experimental work can be supported by simulation tools to further explore the development of MuGFETs for nano-dimensional characterisation [11] . Simulation tools can also help identify device strengths and weaknesses and retrenchment costs and illustrate the extensibility of these devices in the nm range [12, 13] .
Experimental Methods
In this research, MuGFET is used as the simulation tool to investigate the characteristics of the FinFET transistor. The output characteristic curves of the transistor under different conditions and with different parameters are considered.
The effects of variable values, namely, temperature and gate length, on the nanowire transistor are determined on the basis of the I-V characteristics derived from the simulation. The MuGFET [14] simulation tool used for the FET with nano-dimensional structure is developed and designed by Purdue University (USA).
MuGFET can select either PADRE or PROPHET for simulation, in which both simulates are developed by Bell Laboratories. PROPHET is a partial differential equation profiler for one, two or three dimensions, whereas PADRE is a device-oriented simulator for 2D or 3D devices with arbitrary geometry [14] . The software can generate useful characteristic FET curves for engineers, especially to fully explain the underlying physics of FETs. MuGFET can also provide self-consistent solutions to Poisson and drift- diffusion equations [15] and can be used to simulate the motion of transport objects when calculating channel characteristics (Fig. 1) [1] .
In this research, the Id-Vg characteristics of FinFET at the temperatures of 250, 275, 300, 325, 350, 375 and 400 K are simulated with the following parameters: channel width = 30 nm, channel concentration (P-type) = 10 16 cm −3 , source and drain lengths = 50 nm, source and drain concentration (N-type) = 10 19 cm −3 and oxide thickness = 2.5 nm. The gate length values are Lg = 25, 45, 65, 85 and 105 nm. 
Results and Discussion
implies that fat reduces fermentation from 250 K to 400 K at VT = 0.49 and 0.44 V, SS = 63.58 and108.42 mm/dec and DIBL = 25.60 and 59.66 mm/V, respectively. In addition, when temperature increased to 400 K, SS = 63.58 mm/dec (the farthest value from the ideal SS = 49.6 mm/dec). 
Conclusion
The effects of different temperatures (250, 275, 300, 325, 350, 375 and 400 K) on FinFET characteristics are studied by considering different channel lengths (Lg = 25, 45, 65, 85 and 105 nm). For the diode mode transistor connection, the best increments for the current (∆I) in relation to temperature can be achieved by increasing channel length to 105 nm, beyond which the values become stable regardless of channel length. The VT, SS and DIBL characteristics with increasing FinFET channel length with 45-105 nm at 20 nm steps at different temperatures (250, 275, 300, 325, 350, 375 and 400 K) was studded. VT increased with increasing channel length and almost reached saturation beyond 65 nm; SS decreased and nearly reached the ideal value beyond 65 nm; and DIBL decreased strongly as it approached 65 nm and increased slightly beyond 65 nm. Thus, as presented by this study, the perfect channel length for the FinFET under the conditions considered in this research is 65 nm.
